EDA tool detection, output-filtering shell wrappers, MCP server config templates, and memory distillation for all chip-design domain agents
2 skills · 1 agent
231
claude
chip-design-hls
High-level synthesis — C/C++ to RTL, directive optimization, co-simulation
/
Plugin chip-design-hls from marketplace digital-chip-design-agents in hdl-tools/digital-chip-design-agents. Commands read from the repo's manifest — 2 days ago.
What it installs
Skills (1)
hlsHigh-Level Synthesis — C/C++ algorithm analysis, HLS directive optimisation, synthesis execution, and co-simulation verification. Use when converting C/C++ to synthesisable RTL, optimising for latency/throughput/area targets using pragmas, or verifying that generated RTL matches the golden C model.
Subagents (1)
hls-orchestratorOrchestrates High-Level Synthesis — C/C++ algorithm analysis, directive optimisation, synthesis, RTL QC, and co-simulation verification. Invoke when converting C/C++ algorithms to RTL or optimising HLS output for latency, throughput, or area targets. - digital-chip-design-agents:hls
More from hdl-tools/digital-chip-design-agents
All 16 plugins →chip-design-architecture
claudeMicroarchitecture exploration, PPA estimation, risk assessment, and sign-off
1 skill · 1 agent
231
chip-design-compiler
claudeCompiler toolchain — LLVM/GCC backend, assembler, linker, runtime libs for custom ISA
1 skill · 1 agent
231
chip-design-dft
claudeDesign for Test — scan insertion, ATPG, MBIST, JTAG boundary scan
1 skill · 1 agent
231
chip-design-firmware
claudeEmbedded firmware — BSP, peripheral drivers, RTOS integration, validation
1 skill · 1 agent
231
chip-design-formal
claudeFormal property verification (FPV) and logical equivalence checking (LEC)
1 skill · 1 agent
231
Maintain chip-design-hls?
This page updates itself from your repo. Add the badge to your README, or get it Featured to pin it above the organic results with a followed link to your site.
claude & codex plugins16 plugins