claude

chip-design-infrastructure

EDA tool detection, output-filtering shell wrappers, MCP server config templates, and memory distillation for all chip-design domain agents

231 on GitHubby chuanseng-ngv1.5.0MITupdated 2 days ago
/

Plugin chip-design-infrastructure from marketplace digital-chip-design-agents in hdl-tools/digital-chip-design-agents. Commands read from the repo's manifest — 2 days ago.

What it installs

Skills (2)

  • infrastructure

    EDA tool detection, wrapper deployment, and MCP configuration for digital chip design environments. Use when setting up a new workstation, verifying tool availability before a domain flow, or generating per-tool install scripts with TCL modulefiles.

  • memory-keeper

    Distil accumulated experience records (experiences.jsonl) into updated domain knowledge summaries (knowledge.md) for any chip-design domain. Run after every 10 orchestrator sessions, or on demand when a domain has collected new issue/fix patterns.

Subagents (1)

  • infrastructure-orchestrator

    Orchestrates EDA tool detection, output-filtering wrapper deployment, and MCP server configuration. Invoke when setting up a chip-design environment, verifying tool availability before running a domain orchestrator, or generating per-tool install scripts with TCL modulefiles for a new workstation. -

View source on GitHub

More from hdl-tools/digital-chip-design-agents

All 16 plugins →

chip-design-architecture

claude

Microarchitecture exploration, PPA estimation, risk assessment, and sign-off

1 skill · 1 agent

231

chip-design-compiler

claude

Compiler toolchain — LLVM/GCC backend, assembler, linker, runtime libs for custom ISA

1 skill · 1 agent

231

chip-design-dft

claude

Design for Test — scan insertion, ATPG, MBIST, JTAG boundary scan

1 skill · 1 agent

231

chip-design-firmware

claude

Embedded firmware — BSP, peripheral drivers, RTOS integration, validation

1 skill · 1 agent

231

chip-design-formal

claude

Formal property verification (FPV) and logical equivalence checking (LEC)

1 skill · 1 agent

231

chip-design-fpga

claude

FPGA emulation — ASIC-to-FPGA adaptation, partitioning, bring-up, SW validation

1 skill · 1 agent

231

Maintain chip-design-infrastructure?

This page updates itself from your repo. Add the badge to your README, or get it Featured to pin it above the organic results with a followed link to your site.

claude & codex plugins16 plugins