EDA tool detection, output-filtering shell wrappers, MCP server config templates, and memory distillation for all chip-design domain agents
2 skills · 1 agent
Memory IP design — SRAM/register-file/ROM macro selection, array architecture, redundancy and repair, view generation and QA
Plugin chip-design-memory-ip from marketplace digital-chip-design-agents in hdl-tools/digital-chip-design-agents. Commands read from the repo's manifest — 2 days ago.
memory-ip-designEmbedded memory IP design — SRAM/register-file/ROM requirements capture, memory compiler and macro selection, array architecture (banking, ports, ECC wrapper), redundancy and repair allocation, view generation and QA, and integration handoff to DFT, PD, and STA. Use when specifying or selecting memo
memory-ip-orchestratorOrchestrates the memory IP design flow from memory requirements capture through macro selection, array architecture, redundancy and repair, view generation, and integration sign-off. Invoke when the user wants to specify or select SRAM, register-file, or ROM macros, architect a memory subsystem's ba
EDA tool detection, output-filtering shell wrappers, MCP server config templates, and memory distillation for all chip-design domain agents
2 skills · 1 agent
Microarchitecture exploration, PPA estimation, risk assessment, and sign-off
1 skill · 1 agent
Compiler toolchain — LLVM/GCC backend, assembler, linker, runtime libs for custom ISA
1 skill · 1 agent
Design for Test — scan insertion, ATPG, MBIST, JTAG boundary scan
1 skill · 1 agent
Embedded firmware — BSP, peripheral drivers, RTOS integration, validation
1 skill · 1 agent
Formal property verification (FPV) and logical equivalence checking (LEC)
1 skill · 1 agent
This page updates itself from your repo. Add the badge to your README, or get it Featured to pin it above the organic results with a followed link to your site.